Skip to content

Commit f6e7fea

Browse files
committed
vpr_utils: explain TriggeringEdge usage in pb_graph_pin matching
Signed-off-by: Pawel Czarnecki <pczarnecki@antmicro.com>
1 parent 9996637 commit f6e7fea

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

vpr/src/util/vpr_utils.cpp

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1016,6 +1016,8 @@ AtomBlockId find_memory_sibling(const t_pb* pb) {
10161016

10171017
/**
10181018
* Return pb_graph_node pin from model port and pin
1019+
* Decide pins of which set (primary or secondary) should be used
1020+
* based on triggering edge of t_model_ports (defaults to primary pins)
10191021
* NULL if not found
10201022
*/
10211023
t_pb_graph_pin* get_pb_graph_node_pin_from_model_port_pin(const t_model_ports* model_port, const int model_pin, const t_pb_graph_node* pb_graph_node) {

0 commit comments

Comments
 (0)